Welcome
Thank you for visiting Alpha Electronics web site. We hope you enjoy
your stay. Our goal is to allow you to find what you're looking for
as easy as possible at the best price.
If you find access difficult, incomplete
or errors please use our E-mail service by sending us your comments
or concerns.
Contact Us
10MHz Pulse Generator
Unlike conventional function generators, a dedicated pulse generator is able to generate pulses of a set width, regardless of the repetition rate, offering duty cycles which can extend down to 1 in 100 million. In addition to continuous operation, single or multiple pulses can be generated in response to trigger or gating signals with precisely defined timing relationships. A dedicated pulse-waveform output amplifier provides flat top pulses with fast rise and fall times at variable amplitude.
Variable Delay
The Tenma 72-6890 offers selectable delay between the sync output and pulse output. In triggered mode this also sets the delay between a trigger signal and the start of the pulse.
Wide Pulse Range
The Tenma 72-6890 can generate pulse widths in the range 50ns to 5s. There are eight overlapping decade ranges with vernier control within each range. The period range is 100ns to 10s, equivalent to a repetition rate range of 10MHz to 0.1Hz. Delay is independently adjustable over the same range as pulse width. A complement switch inverts the mark-space polarity.
Square Wave and Double Pulse
In square mode, square waves are generated at a frequency set by the period controls alone. This provides a convenient means of generating variable period edges where the pulse width is unimportant.
In double pulse mode, a second pulse is generated within every period at a set delay after the start of the first pulse. The delay is independently adjustable.
0.1Hz ~ 10MHz frequency range
Independent control of pulse delay
50ns minimum pulse width
Square wave, double pulse, and delayed pulse
Free-run, gated, and triggered modes
TTL/CMOS and sync outputs
Two switch setting for outputs: 0.1 ~ 1.0V and 1.0 ~ 10V with a rise/fall time of 10ns into 50ohm
Load: 15ns maximum
SPECIFICATIONS
PERIOD, PULSE WIDTH, DELAY
Each parameter is variable within 8 overlapping decade ranges with a vernier providing continuously variable control within each range.
PERIOD
Range: 100nsec to 10sec (10MHz to 0•1Hz).
Jitter: <0.1%.
PULSE WIDTH
Range: 50nsec to 5sec
Jitter: <0.1%.
DELAY
Range: 50nsec to 5sec
TRIGGER, GATE
RUN
Normal operational mode in which pulses are generated continuously at 0.1Hz to 10MHz.
TRIGGERED
DC to 10MHz pulse train in synchronism with external trigger pulses; pulse width determined by pulse width controls. Trigger can be generated manually from front panel button.
GATED
0.Hz to 10MHz pulse train, parameters set by period and pulse width controls, starts synchronously with leading edge of gate input. Last pulse is completed at the end of gating period. Gating signal can be generated manually from front panel button.
PULSE MODES
NORMAL PULSE
One pulse is generated each period. The delay setting is ignored.
SQUAREWAVE
0.1Hz to 10MHz square wave, frequency set by the period controls. Pulse width and delay settings ignored.
Mark : Space ratio: 1:1 ±10%.
DOUBLE PULSE
A second pulse is generated after a delay set by the delay controls; the delay is related to the leading edge of the first pulse.
DELAYED PULSE
A pulse is generated after a delay set by the delay controls; the delay is related to rising edge of the trigger signal.
INPUTS
GATE/TRIG INPUT
Frequency range: DC ~ 10MHz
Signal range: TTL threshold; max. input ±10V.
Min. pulse width: >30nsec.
Input Impedance: Typically 10kW.
OUTPUTS
50ohm Output
Amplitude: Two switch selectable ranges of 0.1V ~ 1.0V and 1V ~ 10V from 50ohm. (50mV to 500mV and 500mV to 5V into 50ohm). Adjustable within ranges by a single turn vernier.
Rise/Fall Times: Typically 10nsec into 50ohm load. Maximum 15ns.
Aberrations: Typically <5% for output set at >20% of range maximum, into 50ohm
AUX OUTPUT
Duplicates 50W output but at a fixed CMOS/TTL level.
SYNC OUTPUT
Amplitude: A positive going pulse at CMOS/TTL level.
Timing: Leading edge starts >20nsec before the TTL/50WW output transition.
Duration: Typically 30nsec.
COMPLEMENT SWITCH
Inverts the AUX and 50W outputs.
GENERAL
Power requirements: 115/230VAC, 50/60Hz, ±14%, 20VA max.
norm.jpg)
